

What is claimed is:

1 1. A cell searching apparatus which searches for a cell based on a
2 received asynchronous wideband direct-sequence code division multiple access
3 (DS/CDMA) signal in a receiver, the received signal including a data channel and a
4 synchronous channel composed of a primary synchronization code commonly used
5 in every cell and a secondary synchronization code indicating a code group unique
6 to each cell, the cell searching apparatus comprising:

7 a code group identifying unit for estimating and compensating for a frequency
8 error between the synchronous channel and an internally generated primary
9 synchronization code, estimating and compensating for channel characteristics
10 which the synchronous channel has experienced, and correlating the compensated
11 synchronous channel with available secondary synchronization codes, thereby
12 identifying the code group; and

13 a scrambling code identifying unit for correlating a plurality of scrambling
14 codes belonging to the code group with the data channel, thereby obtaining a
15 scrambling code unique to each cell.

1 2. The cell searching apparatus of claim 1, wherein the code group
2 identifying unit comprises:

3 a primary synchronization code generator,

4 a frequency error compensator for estimating a frequency error between the
5 synchronous channel and a primary synchronization code generated by the primary
6 synchronization code generator and compensating the synchronous channel for the
7 estimated frequency error;

8 a channel compensator for estimating channel characteristics from the
9 frequency error compensated synchronous channel and compensating the
10 frequency error compensated synchronous channel for the estimated channel
11 characteristics; and

12 a code group identifier for combining the results of correlating the channel
13 characteristics compensated synchronous channel with the available plurality of
14 primary synchronization codes, thereby identifying the code group.

1 3. The cell searching apparatus of claim 2, wherein the frequency error
2 compensator comprises:

3 a switch having an input and a first and a second output and operating such
4 that the synchronous channel can be received through the input;

5 a frequency error estimator connected to the first output of the switch, the
6 frequency error estimator obtaining the phase difference between the synchronous

7 channel and the primary synchronization code generated by the primary
8 synchronization code generator and converting the phase difference into a
9 frequency error;

10 a numerically controlled oscillator for generating a complex sinusoidal wave
11 corresponding to the frequency error; and

12 a multiplier connected to the second output of the switch, the multiplier
13 multiplying the synchronous channel input through the switch by the complex
14 sinusoidal wave.

1 4. The cell searching apparatus of claim 3, wherein the frequency error
2 estimator comprises:

3 a plurality of partial correlation units each for correlating the synchronous
4 channel divided into a predetermined number of blocks in each slot with the primary
5 synchronization code generated by the primary synchronization code generator;

6 a divider for dividing one output by another output among the outputs of the
7 partial correlation units, the two outputs being separated from each other by a
8 predetermined chip duration;

9 a phase arithmetic unit for obtaining a phase from the outputs of the divider;
10 and

11 a multiplier for converting the phase into a frequency by dividing the output of
12 the phase arithmetic unit by the predetermined period of time.

1 5. The cell searching apparatus of claim 4, wherein the frequency error
2 estimator further comprises an averager for summing up the output of the divider a
3 predetermined number of times and averaging the sum of the outputs using the
4 predetermined number of times.

1 6. The cell searching apparatus of claim 2, wherein the code group
2 identifier comprises:

3 a plurality of correlation units for correlating the output of the channel
4 compensator with the plurality of secondary synchronization codes;

5 a coherent combiner for summing up the outputs of the correlation units and
6 squaring the sum of the outputs; and

7 a selection means for selecting a secondary synchronization code at which
8 the output of the coherent combiner exceeds a predetermined value.

1 7. A method of acquiring a scrambling code included in a code group
2 from an asynchronous wideband direct-sequence code division multiple access

3 (DS/CDMA) signal received in an asynchronous wideband DS/CDMA receiver, the
4 received signal including a data channel and a synchronous channel composed of a
5 primary synchronization code commonly used in every cell and a secondary
6 synchronization code indicating a unique code group of each cell, the scrambling
7 code being a spreading code unique to each cell, the method comprising:

8 (a) estimating and compensating for a frequency error between the
9 synchronous channel and a primary synchronization code generated by a primary
10 synchronization code generator;

11 (b) estimating and compensating for characteristics of a channel which the
12 synchronous channel has experienced;

13 (c) correlating the compensated synchronous channel with available
14 secondary synchronization codes, thereby identifying a secondary synchronization
15 code included in the synchronous channel; and

16 (d) correlating a plurality of scrambling codes belonging to a code group
17 represented by the secondary synchronization code with the data channel to obtain
18 a scrambling code unique to each cell.

1 8. The method of claim 7, wherein (a) further comprises:

2 (a1) dividing the synchronous channel into a predetermined number of blocks
3 in each slot and correlating the divided synchronous channel with the primary
4 synchronization code generated by the primary synchronization code generator;

5 (a2) dividing one output by the other output among the results of the
6 correlation, the two results of the correlation being separated from each other by a
7 predetermined chip duration;

8 (a3) obtaining a phase from the result of the division;

9 (a4) dividing the phase by the predetermined period of time to convert the
10 phase into a frequency; and

11 (a5) compensating the synchronous channel for the frequency.

1 9. The method of claim 8, wherein in (a1), each of the blocks of the
2 synchronous channel has a chip length which is integral times of 16.

1 10. The method of claim 8, wherein in (a2), the predetermined period of
2 time corresponds to 1/2 of a chip length of the synchronous channel.